On-Chip Inductance in High Speed Integrated Circuits

Download or Read eBook On-Chip Inductance in High Speed Integrated Circuits PDF written by Yehea I. Ismail and published by Springer Science & Business Media. This book was released on 2012-12-06 with total page 310 pages. Available in PDF, EPUB and Kindle.
On-Chip Inductance in High Speed Integrated Circuits
Author :
Publisher : Springer Science & Business Media
Total Pages : 310
Release :
ISBN-10 : 9781461516859
ISBN-13 : 1461516854
Rating : 4/5 (59 Downloads)

Book Synopsis On-Chip Inductance in High Speed Integrated Circuits by : Yehea I. Ismail

Book excerpt: The appropriate interconnect model has changed several times over the past two decades due to the application of aggressive technology scaling. New, more accurate interconnect models are required to manage the changing physical characteristics of integrated circuits. Currently, RC models are used to analyze high resistance nets while capacitive models are used for less resistive interconnect. However, on-chip inductance is becoming more important with integrated circuits operating at higher frequencies, since the inductive impedance is proportional to the frequency. The operating frequencies of integrated circuits have increased dramatically over the past decade and are expected to maintain the same rate of increase over the next decade, approaching 10 GHz by the year 2012. Also, wide wires are frequently encountered in important global nets, such as clock distribution networks and in upper metal layers, and performance requirements are pushing the introduction of new materials for low resistance interconnect, such as copper interconnect already used in many commercial CMOS technologies. On-Chip Inductance in High Speed Integrated Circuits deals with the design and analysis of integrated circuits with a specific focus on on-chip inductance effects. It has been described throughout this book that inductance can have a tangible effect on current high speed integrated circuits. For example, neglecting inductance and using an RC interconnect model in a production 0.25 mum CMOS technology can cause large errors (over 35%) in estimates of the propagation delay of on-chip interconnect. It has also been shown that including inductance in the repeater insertion design process as compared to using an RC model improves the overall repeater solution in terms of area, power, and delay with average savings of 40.8%, 15.6%, and 6.7%, respectively. On-Chip Inductance in High Speed Integrated Circuits is full of design and analysis techniques for RLC interconnect. These techniques are compared to techniques traditionally used for RC interconnect design to emphasize the effect of inductance. emOn-Chip Inductance in High Speed Integrated Circuits will be of interest to researchers in the area of high frequency interconnect, noise, and high performance integrated circuit design.


On-Chip Inductance in High Speed Integrated Circuits Related Books

On-Chip Inductance in High Speed Integrated Circuits
Language: en
Pages: 310
Authors: Yehea I. Ismail
Categories: Technology & Engineering
Type: BOOK - Published: 2012-12-06 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

The appropriate interconnect model has changed several times over the past two decades due to the application of aggressive technology scaling. New, more accura
Power Distribution Networks in High Speed Integrated Circuits
Language: en
Pages: 287
Authors: Andrey Mezhiba
Categories: Technology & Engineering
Type: BOOK - Published: 2012-12-06 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

Distributing power in high speed, high complexity integrated circuits has become a challenging task as power levels exceeding tens of watts have become commonpl
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Language: en
Pages: 596
Authors: Nadine Azemard
Categories: Computers
Type: BOOK - Published: 2007-08-21 - Publisher: Springer

DOWNLOAD EBOOK

This volume features the refereed proceedings of the 17th International Workshop on Power and Timing Modeling, Optimization and Simulation. Papers cover high le
Integrated Circuit and System Design
Language: en
Pages: 926
Authors: Enrico Macii
Categories: Technology & Engineering
Type: BOOK - Published: 2004-08-24 - Publisher: Springer

DOWNLOAD EBOOK

WelcometotheproceedingsofPATMOS2004,thefourteenthinaseriesofint- national workshops. PATMOS 2004 was organized by the University of Patras with technical co-spo
Handbook of Algorithms for Physical Design Automation
Language: en
Pages: 1044
Authors: Charles J. Alpert
Categories: Computers
Type: BOOK - Published: 2008-11-12 - Publisher: CRC Press

DOWNLOAD EBOOK

The physical design flow of any project depends upon the size of the design, the technology, the number of designers, the clock frequency, and the time to do th